



Integrated Circuits Design by FPGA

م.م. أحمد مؤيد عبدالحسين جامعة الفرات الأوسط التقنية / الكلية التقنية الهندسية / نجف



Objectives of this Lecture

- To define **Functions**
- To implement **Functions** in examples design.

Contents of this Lecture

- Introduction
- Function
- Function Location

Introduction

- Functions and Procedures are collectively called subprograms.
- From a construction point of view, they are very similar to a PROCESS. For they are the only pieces of sequential VHDL code, and thus employ the same sequential statements seen there (IF, CASE, and LOOP; WAIT is not allowed).
- However, from the applications point of view, there is a fundamental difference between a **PROCESS** and a **FUNCTION** or **PROCEDURE**. While the first is intended for immediate use in the main code, the others are intended mainly for LIBRARY allocation, that is, their purpose is to store commonly used pieces of code, so they can be reused or shared by other projects.

- A **FUNCTION** is a section of sequential code. Its purpose is to create new functions to deal with commonly encountered problems, like data type conversions, logical operations, arithmetic computations, and new operators and attributes.
- By writing such code as a **FUNCTION**, it can be shared and reused, also partitioning the main code to be shorter and easier to understand.
- As already mentioned, a **FUNCTION** is very similar to a PROCESS. The same statements that can be used in a process (IF, WAIT, CASE, and LOOP) can also be used in a function, with the exception of WAIT.
- The other two prohibitions in a **Function** are SIGNAL declarations and COMPONENT instantiations.

• To construct and use a **Function**, two parts are necessary: the function itself (**function body**) and a **call to the function**. Their syntaxes are shown below.

Function Body

```
FUNCTION function_name [<parameter list>] RETURN data_type IS
    [declarations]
BEGIN
    (sequential statements)
END function_name;
```

In the syntax above, $\langle \text{parameter list} \rangle$ specifies the function's input parameters, that is:

```
(parameter list) = [CONSTANT] constant_name: constant_type; or
```

```
\langle \text{parameter list} \rangle = \text{SIGNAL signal_name: signal_type};
```

- There can be any number of such parameters (even zero), which, as shown above, can only be CONSTANT (default) or SIGNAL (VARIABLES are not allowed).
- Their types can be any of the synthesizable data types studied in chapter 3 (BOOLEAN, STD_LOGIC, INTEGER, etc.). However, no range specification should be included (for example, do not enter RANGE when using INTEGER, or TO/DOWNTO when using STD_LOGIC_VECTOR).
- On the other hand, there is only one return value, whose type is specified by data_type.

Function

Body

• Function Call:

A function is called as part of an expression. The expression can obviously appear by itself or associated to a statement (either concurrent or sequential).

Examples of function calls:

- x <= conv_integer(a);</pre>
- y <= maximum(a, b);</pre>

```
IF x > maximum(a, b)
```

Example 11.1: Function positive_edge():

```
----- Function body: -----
FUNCTION positive edge(SIGNAL s: STD LOGIC) RETURN BOOLEAN IS
BEGIN
  RETURN (s'EVENT AND s='1');
END positive edge;
----- Function call: ------
. . .
IF positive edge(clk) THEN...
. . .
```



Figure 11.1 Typical locations of a FUNCTION or PROCEDURE.

Example 11.3: FUNCTION Located in the Main Code

```
12
 LIBRARY ieee;
2
                                 13
 USE ieee.std logic 1164.all;
                                 14
   15
 ENTITY dff IS
                                 16
   PORT ( d, clk, rst: IN STD LOGIC;
6
                                 17
        q: OUT STD LOGIC);
 END dff;
                                 19
     20
10 ARCHITECTURE my arch OF dff IS
                                 21
  ______
```

```
FUNCTION positive edge(SIGNAL s: STD LOGIC)
       RETURN BOOLEAN IS
    BEGIN
      RETURN S'EVENT AND S='1';
  END positive edge;
  _____
18 BEGIN
    PROCESS (clk, rst)
    BEGIN
      IF (rst='1') THEN q <= '0';
      ELSIF positive edge(clk) THEN q <= d;
22
23
      END IF;
24
    END PROCESS;
25 END my arch;
26 _____
```

Example 11.4: FUNCTION Located in a Package

```
----- Package: ------
                                                  ----- Main code: -----
  LIBRARY ieee;
                                                 2 LIBRARY ieee;
  USE ieee.std logic 1164.all;
                                                   USE ieee.std logic 1164.all;
                                                   USE work.my package.all;
  PACKAGE my package IS
                                                 5
                                                                    _____
    FUNCTION positive edge(SIGNAL s: STD LOGIC) RETURN BOOLEAN;
                                                   ENTITY dff IS
                                                 6
  END my package;
                                                      PORT ( d, clk, rst: IN STD LOGIC;
                                                 7
      ______
  PACKAGE BODY my package IS
9
                                                 8
                                                            q: OUT STD LOGIC);
    FUNCTION positive edge(SIGNAL s: STD_LOGIC)
10
                                                   END dff;
                                                 9
11
      RETURN BOOLEAN IS
                                                 10 -----
     BEGIN
12
                                                 11 ARCHITECTURE my arch OF dff IS
13
        RETURN S'EVENT AND S='1';
                                                 12 BEGIN
     END positive edge;
14
                                                 13
                                                      PROCESS (clk, rst)
  END my package;
15
                                                 14
                                                      BEGIN
   IF (rst='1') THEN q \leq 0';
                                                 15
16
                                                        ELSIF positive edge(clk) THEN q <= d;
                                                 16
                                                 17
                                                        END IF;
                                                 18
                                                      END PROCESS;
                                                 19 END my arch;
                                                 20 -----
```

Example 11.5: FUNCTION Located in a Package : conv_integer()

1	Package:	10	PACKAGE BODY my_package IS
2	LIBRARY ieee;	11	FUNCTION conv_integer (SIGNAL vector: STD_LOGIC_VECTOR)
3	USE jeee std logic 1164 all:	12	RETURN INTEGER IS
4	obl icce.bca_iogic_iioi.aii,	13	VARIABLE result: INTEGER RANGE 0 TO 2**vector'LENGTH-1;
4		14	BEGIN
5	PACKAGE my_package IS	15	<pre>IF (vector(vector'HIGH)='1') THEN result:=1;</pre>
6	FUNCTION conv integer (SIGNAL vector: STD LOGIC VECTOR)	16	ELSE result:=0;
7	RETURN INTEGER;	17	END IF;
8	END my_package;	18	FOR i IN (vector'HIGH-1) DOWNTO (vector'LOW) LOOP
9		19	result:=result*2;
		20	<pre>IF(vector(i)='1') THEN result:=result+1;</pre>
		21	END IF;
		22	END LOOP;
		23	RETURN result;
		~ 4	

24 END conv_integer;

25 END my_package;

Example 11.5: FUNCTION Located in a Package : conv_integer()

```
----- Main code: -----
1
 LIBRARY ieee;
2
 USE ieee.std logic 1164.all;
3
 USE work.my package.all;
4
5
  ENTITY conv_int2 IS
6
   PORT ( a: IN STD_LOGIC_VECTOR(0 TO 3);
7
        y: OUT INTEGER RANGE 0 TO 15);
8
9
 END conv int2;
10
 11 ARCHITECTURE my_arch OF conv_int2 IS
12 BEGIN
  y <= conv integer(a);</pre>
13
14 END my arch;
15
```

Example 11.6: FUNCTION Located in a Package : Overloaded "+" Operator

```
----- Package: -----
                                                     ----- Main code: -----
  LIBRARY ieee;
  USE ieee.std logic 1164.all;
                                                    LIBRARY ieee;
                                                   2
                                                     USE ieee.std logic 1164.all;
                                                   3
  PACKAGE my package IS
                                                     USE work.my package.all;
                                                   4
    FUNCTION "+" (a, b: STD LOGIC VECTOR)
6
                                                      RETURN STD LOGIC VECTOR;
                                                     ENTITY add bit IS
                                                   6
8
  END my package;
                                                        PORT ( a: IN STD LOGIC VECTOR(3 DOWNTO 0);
                                                   7
9
    _____
                                                   8
                                                              y: OUT STD LOGIC VECTOR(3 DOWNTO 0));
10 PACKAGE BODY my package IS
                                                     END add bit;
                                                   9
11
    FUNCTION "+" (a, b: STD LOGIC VECTOR)
                                                  10 -----
         RETURN STD LOGIC VECTOR IS
12
                                                  11 ARCHITECTURE my arch OF add bit IS
       VARIABLE result: STD LOGIC VECTOR;
13
                                                        CONSTANT b: STD LOGIC VECTOR(3 DOWNTO 0) := "0011";
                                                  12
       VARIABLE carry: STD LOGIC;
14
                                                        CONSTANT c: STD LOGIC VECTOR(3 DOWNTO 0) := "0110";
15
                                                  13
    BEGIN
       carry := '0';
16
                                                  14 BEGIN
       FOR i IN a'REVERSE RANGE LOOP
17
                                                       y <= a + b + c; -- overloaded "+" operator</pre>
                                                  15
18
         result(i) := a(i) XOR b(i) XOR carry;
                                                  16 END my arch;
19
         carry := (a(i) AND b(i)) OR (a(i) AND carry) OR
                                                  17 ------
20
                 (b(i) AND carry);
21
       END LOOP;
22
       RETURN result;
23
    END "+";
                                                                                             16
24 END my package;
```

Example 11.6: FUNCTION Located in a Package : Overloaded "+" Operator



Figure 11.2 Simulation results of example 11.6.



The assignments will be attached to your class room.

• Problem **11.2**

End of lecture 12 Any Questions ?