



Integrated Circuits Design by FPGA

مم مم أحمد مؤيد عبدالحسين جامعة الفرات الأوسط التقنية / الكلية التقنية الهندسية / نجف

Lecture 9

Finite State Machines (FSM)

Traffic Light Controller (TLC)

Objectives of this Lecture

• To implement the example of Traffic Light Controller (TLC), using FSM method by FPGA technique.


• To understand the **FSM** method.

Contents of this Lecture

• **FSM** introduction. (Review)

• TLC example

• **FSM** can be very helpful in the design of certain types of systems, particularly those whose tasks form a well-defined sequence (digital controllers, for example).



• Figure 8.1 shows the block diagram of a single-phase state machine. As indicated in the figure, the lower section contains the sequential logic (flip-flops), while the upper section contains the combinational logic (parallel VHDL).




Figure 8.1 Mealy (Moore) state machine diagram.

• The combinational (upper) section has two inputs, being one **pr_state** (present state) and the other the external input proper. It has also two outputs, **nx_state** (next state) and the external output proper.




Figure 8.1 Mealy (Moore) state machine diagram.

• The sequential (lower) section has three inputs (clock, reset, and nx_state), and one output (pr_state). Since all flip-flops are in this part of the system, clock and reset must be connected to it.




Figure 8.1 Mealy (Moore) state machine diagram.

- From a VHDL perspective, it is clear that the lower part, being sequential, will require a PROCESS, while the upper part, being combinational, will not.
- However, it is also possible to use PROCESS inside the upper part to implement combinational (parallel) design.





Figure 8.1 Mealy (Moore) state machine diagram.

- One important aspect related to the **FSM** approach is that, though any sequential circuit can in principle be modeled as a state machine, this is not always advantageous. The reason is that the code might become longer, more complex, and more error prone than in a conventional approach. This is often the case with simple registered circuits, like counters.
- The **FSM** approach is advisable in systems whose tasks constitute a well structured list so all states <u>can be easily enumerated</u>. That is, in a typical state machine implementation, we will encounter, at the beginning of the ARCHITECTURE, a user-defined enumerated data type, containing <u>a list of all possible system states</u>.



State	Operation Mode		
	REGULAR	TEST	STANDBY
	Time	Time	Time
RG	timeRG (30s)	timeTEST (1s)	
RY	timeRY (5s)	timeTEST (1s)	
GR	timeGR (45s)	timeTEST (1s)	
YR	timeYR (5s)	timeTEST (1s)	222
YY			Indefinite





Figure 8.10 Specifications and states diagram (regular mode) for example 8.5.



```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
   ENTITY tlc IS
      PORT ( clk, stby, test: IN STD LOGIC;
6
             r1, r2, y1, y2, g1, g2: OUT STD LOGIC);
  END tlc;
  ARCHITECTURE behavior OF tlc IS
      CONSTANT timeMAX : INTEGER := 4500; -- 45 sec
11
12
      CONSTANT timeRG : INTEGER := 3000; -- 30 sec
13
      CONSTANT timeRY : INTEGER := 500;
                                          -- 5 sec
14
      CONSTANT timeGR : INTEGER := 4500; -- 45 sec
15
      CONSTANT timeYR : INTEGER := 500; -- 5 sec
      CONSTANT timeTEST : INTEGER := 100; -- 1 sec
16
17
      TYPE state IS (RG, RY, GR, YR, YY);
18
      SIGNAL pr state, nx state: state;
19
      SIGNAL time : INTEGER RANGE 0 TO timeMAX;
```

```
20 BEGIN
21
      ----- Lower section of state machine: ----
22
      PROCESS (clk, stby)
23
         VARIABLE count : INTEGER RANGE 0 TO timeMAX;
24
      BEGIN
25
         IF (stby='1') THEN
            pr state <= YY;
26
27
            count := 0;
28
         ELSIF (clk'EVENT AND clk='1') THEN
29
            count := count + 1;
30
            IF (count = time) THEN
31
               pr state <= nx state;
32
               count := 0;
33
            END IF;
34
         END IF;
35
      END PROCESS;
```

```
----- Upper section of state machine: ----
36
37
      PROCESS (pr state, test)
38
      BEGIN
39
          CASE pr_state IS
             WHEN RG =>
40
                r1<='1'; r2<='0'; y1<='0'; y2<='0'; g1<='0'; g2<='1';
41
42
                nx state <= RY;
43
                IF (test='0') THEN time <= timeRG;</pre>
                ELSE time <= timeTEST;</pre>
44
45
                END IF;
             WHEN RY =>
46
47
                r1<='1'; r2<='0'; y1<='0'; y2<='1'; g1<='0'; g2<='0';
                nx_state <= GR;</pre>
48
49
                IF (test='0') THEN time <= timeRY;</pre>
                ELSE time <= timeTEST;</pre>
50
51
                END IF;
52
             WHEN GR =>
                r1<='0'; r2<='1'; y1<='0'; y2<='0'; g1<='1'; g2<='0';
53
                nx state <= YR;
54
                IF (test='0') THEN time <= timeGR;</pre>
55
                ELSE time <= timeTEST;</pre>
56
57
                END IF;
             WHEN YR =>
58
                r1<='0'; r2<='1'; y1<='1'; y2<='0'; g1<='0'; g2<='0';
59
                nx state <= RG;
60
                IF (test='0') THEN time <= timeYR;</pre>
61
                ELSE time <= timeTEST;</pre>
62
63
                END IF;
             WHEN YY =>
64
                r1<='0'; r2<='0'; y1<='1'; y2<='1'; g1<='0'; g2<='0';
65
66
                nx state <= RY;
67
          END CASE;
      END PROCESS;
69 END behavior;
```

Assignments

• The assignments will be attached to your class room.

End of lecture 9

Any Questions?