Microprocessor lectures

counter and time delay

Counter and Time Delay

Lecture objectives: at the end of this lecture the student will able to:

- **1-** Define the time delay.
- 2- Study the types of time delay.
- 3- Design all types of counters.
- 1- Time delay
 - 1-1- **Definition of time delay:** number of instructions is written to delay in execution of microprocessor with certain interval. Time delay is designed by loading a certain register with a delay number and written some instructions and then DCR instruction to decrement the contents of time delay register by one and repeat this operation until this register equal to zero. Figure (4-1) below shown the flow chart to time delay.



Figure (4-1) flowchart to time delay

Al Najaf Technical College

Microprocessor lectures		counter and time delay	4 th lecture					
1-2	2- Types of time delay: the	ere are three types of time delay	y as shown below:					
1-2-1- time delay using one register: in this type of time delay the register delay is one register loaded with 8-bit number in one loop as shown program1below :								
1-2-2- time delay using register pair: in this type of time delay the register pair loaded with 16-bit number in one loop as s in program2 below:								
	1-2-3- time delay by loop with in loop: this time delay is used two loop one internal and other loop is external, these two loop can be designed b using one register or register pair as shown in program3 below:							
Program 1 Program 2								
MVI (37 (delay reg)		LXI B,234B (delay r	reg.)					
loopi MN	'I A. 33	100P1 MVI A, 33						
RAR (some ins.)		RAR (some ins.)						
		DCX B (decrement de	elay reg.)					
IN	7 LOOP1 (condition)	MOV B,C						
HLT		ORA B						
		JNZ LOOP1 (condition	n)					
Program	3	HLT						
MVI B,37 (delay reg. external loop)								
LOOP 2 M	IVI D,FF (delay reg. internal loop	b)						
loopi M	VI A, 33							
RAR (some ins.)								
DO	DCR D (decrement delay reg. internal loop)							
JN	JNZ LOOPI							
DO	DCR B (decrement delay reg. external loop)							
JN	JNZ LOOP2 (condition)							
н	LT							

Al Najaf Technical College

counter and time delay	
------------------------	--

4th lecture

0

1-3 Calculation of time delay: the interval of any program can be calculated by using the equation below:

 $\mathbf{T}_{t} = \mathbf{T}_{o} + \mathbf{T}_{i} \dots 4-1$

Where T_t total time interval.

Microprocessor lectures

 $T_{\rm o}$ time interval which required to execution the instructions out the loop. $T_{\rm i}$ time interval which required to execution the instructions which in the loop.

To= Tstate (total)*t

 $T_{i} = T_{state} (total) * t * N_{10} \dots 4-3$ Where N₁₀ is the decimal equivalent to the number would loaded in delay register.

t is the processor time clock.

Example: Calculate the time delay to each program below: (let frequency is 1MHz)

Program 1		Program 2					
MVI C,37 (delay reg.)	7T _{state}	LXI B,234B (delay reg.)	10T _{state}				
LOOP1 MVI A, 33	7T _{state}	LOOP1 MVI A, 33	7T _{state}				
RAR (some ins.)	4T _{state}	RAR (some ins.)	6T _{state}				
DCR C (decr. delay reg.)) 4T _{state}	DCX B (decr. delay reg.)	4T _{state}				
JNZ LOOP1 (condition)	10/7T _{state}	MOV B,C	4T _{state}				
HLT	6T _{state}	ORA B	4T _{state}				
Program 3		JNZ LOOP1 (condition) 1	0/7T _{state}				
0		ніт	6Т				
MVI B,37 (delay reg. exte	rnal loop)	7T _{state}	o I state				
LOOP 2 MVI D,FF (delay reg. internal loop) 7T _{state}							
LOOP1 MVI A, 33		7T _{state}					
RAR (some ins.)		6T _{state}					
DCR D (decr. delay reg. internal loop) 4Tstate							
JNZ LOOP1	10	/7T _{state}					
DCR B (decr. delay reg. external loop) 4T _{state}							
JNZ LOOP2 (condition)	10/	7T _{state}					
HLT		6T _{state}					

Al Najaf Technical College

Microprocessor lectures

Solution:

First $t=1/F=1/1*10^6 =1\mu S$

For program 1

 $T_t\!\!=\!\!T_o+T_i$

 $T_{o} = [7T_{state} (MVI C, 37) + 7T_{state} (JNZ loop) + 6T_{state} (HLT)]*t$

=20 T_{state} *1 µS =20 µS

 $T_i = [7T_{state (MVI A, 33)} + 4T_{state (RAR)} + 4T_{state (DCR C)} + 10T_{state (JNZ loop1)}] * t*55$

 $= [25T_{state}]*t*55$

=[25 µS]*55=1375 µS

 $T_t=20 \ \mu S+1375 \ \mu S=1395 \ \mu S$

For program2

 $T_{o} = [10T_{state (LXI B, 234B)} + 7T_{state (JNZ loop)} + 6T_{state (HLT)}]$

 $=23 \mu S$

 $T_{i} = [7T_{state} (MVIA,33) + 4T_{state} (RAR) + 4T_{state} (DCX B) + 4T_{state} (MOV B,C) + 4T_{state} (ORA B) + 10T_{state} (JNZ loop1)] *9035$

counter and time delay

=(33 T_{state})*9035=(33 µS)*9035=298155 µS

Tt=23 µS+298155 µS=298178 µS=298.178ms

For program3

 $T_{o} = [7T_{state} (MVI C, 37) + 7T_{state} (JNZ loop1) + 6T_{state} (HLT)]$

 $=20 T_{state} = 20 \mu S$

 $T_{i} = [7T_{state} (\text{MVI B,37}) + 7T_{state} (\text{MVI D,FF}) + \{7T_{state} (\text{MVI A,33}) + 4T_{state} (\text{RAR}) + 4T_{state} (\text{DCR D}) + \}*255 + 10T_{state} (\text{JNZ loop2})*245 + 7T_{state} (\text{JNZ loop2}) + 4T_{state} (\text{DCR B}) +]*55 + 10T_{state} (\text{JNZ loop1})*54$

Commented [DS1]: Internal loop
Commented [DS2]: External loop

 $= [25 T_{state} + \{3825 T_{state}\} + 2450 T_{state}] * 55 = [6300 T_{state}] * 55$

 $=346500 \text{ T}_{\text{state}}=346500 \ \mu\text{S}$

 $T_t=T_o + T_i = 20 \ \mu S + 346500 \ \mu S = 346520 \ \mu S = 346.52 ms$

Al Najaf Technical College

Eng. Com. Dep.

4th lecture

2- Counters:

- 2-1- Definition of counter: counter is a certain program can be executed in microprocessor to count number of counting states which these are necessary in some applications such as (traffic light, digital clock, control processes, and serial data transfer). All types of counters such as (up, down, Johnson, serial, parallel, decimal, etc.) can be executed by using 8085 microprocessor software with any time interval between counting states.
- Example: write ALP (Assembly Language Program)to down counter mod(255) and display the counting states in output port with time delay (1ms) for each counting state. Let the processor operate with frequency 2MHz.



time delay 1ms, this number calculated as below:

 $t=1/F=1/2*10^6$ =0.5µS First

$$T_t = T_o + T_i$$

Where T_t=1ms

 $T_{o} = [7T_{state} (\text{mvi a,ff}) + 10T_{state} (\text{out 02}) + 7T_{state} (\text{mvi dxx}) + 7T_{state} (\text{jnz a2}) + 4T_{state} (\text{dcr a})$ $+10T_{state}$ (JNZ A1)]* 0.5µS

 $=[45 T_{state}] * 0.5 \mu S = 22.5 \mu S$

Al Najaf Technical College

Eng. Com. Dep.

complete

End

Yes

4th lecture

 $=(2* N_{10})+5* (N_{10}-1)$

 $=(7 N_{10}-5) \mu S$

By return to initial equation

 $T_t = T_o + T_i$

 $1000 \ \mu S = 22.5 \ \mu S + (7 \ N_{10}-5) \ \mu S$

 $1000 \ \mu S = 22.5 \ \mu S + 7 \ N_{10} \ \mu S - 5 \ \mu S$

1000 μ S=17.5 μ S+7 N₁₀ μ S

 $N_{10}=1000-17.5/7=140.34=140$

Therefore must loading equivalent to 140 in hexadecimal which equal (8C) in register D.

Home work:

- 1- Calculate the required time to execute the JPE instruction if the condition is satisfying. Let the processor operate with 4 MHz frequency.
- 2- write ALP operate as up/down counter mod(32) with time delay 2ms between each two counting states.

Al Najaf Technical College